Barracuda PreSilicon Emulation
Fig. 2 pin layout FPGA #2