Barracuda PreSilicon Emulation
Fig. 3 pin layout FPGA #3